Summary
Key Qualifications
Key Qualifications
- You will have at least 2+ years of dedicated/hands-on ASIC DV experience in reusable verification methodology such as UVM or OVM.
- Strong knowledge of System Verilog and UVM
- Good understanding of System C, C/C++, Python/perl
- - Experience in developing and establishing DV Methodologies
- Ability to develop System Verilog Testbench with UVM methodology from scratch
- Experience in C/C++ modeling for design verification is a plus
- Experience with constraint random testing, SVA, Coverage driven verification
- Good test planning and problem-solving skills
- Knowledge of 4G/5G cellular physical layer operation (3GPP) is a plus
- Experience with verification of embedded processor cores
- Hands-on verification experience of Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment
- Should be a standout colleague with excellent communication and analytic skills with the desire to take on diverse challenges.
Description
Description
Education & Experience
Education & Experience
Additional Requirements
Additional Requirements
We’re a diverse collective of thinkers and doers, continually reimagining what’s possible to help us all do what we love in new ways. The people who work here have reinvented entire industries with the Mac, iPhone, iPad, and Apple Watch, as well as with services, including Apple TV, the App Store, Apple Music, and Apple Pay. And the same innovation that goes into our products also applies to our practices — strengthening our commitment to leave the world better than we found it.
Every new product we invent, service we create, or store we open is the result of people working together to make each other’s ideas stronger. That happens here because every one of us strives toward a common goal — creating the best customer experiences. So bring your passion, courage, and original thinking and get ready to share it. This is where your work can make a difference in people’s lives. Including your own.
-
Cellular SOC Design Verification Engineer
Apple | Cupertino, California
-
Wireless SoC Design Verification Engineer
Apple | Cupertino, California
-
Design Verification Engineer
Apple | Cupertino, California
-
Design Verification Engineer
Apple | Cupertino, California
-
PHY Design Verification Engineer
Apple | Cupertino, California
-
Design Verification Engineer
Apple | Cupertino, California
-
Design Verification Engineer
Apple | Cupertino, California
-
Memory Cache Design Verification Engineer
Apple | Cupertino, California
-
SOC Verification Engineer
Apple | Cupertino, California
-
PHY RTL Design Engineer
Apple | Cupertino, California